MC PCI-DAS1602 Manual de usuario Pagina 5

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 11
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 4
Specifications PCI-DAS1602/16
Analog output
Table 6. Analog output specifications
D/A converter type AD669BR
Resolution 16 bits
Number of channels 2
Channel type Single-ended voltage output
Output range (each channel independently
software selectable)
±10 V, ±5 V, 0 to 10 V, or 0 to 5 V
Data transfer
From 512 sample FIFO via REPOUTSW or programmed I/O. Data
interleaved for dual analog output mode.
Throughput 100 kHz, 2 channels simultaneous
Monotonicity 16 bits at 25 °C
10 V ranges: 6 V/µs Slew rate
5 V ranges: 3 V/µs
13 µS max 20 V step to 0.0008% Settling time
6 µS typ 10V step to 0.0008%
Current drive ±5 mA min
Output short-circuit duration Indefinite @ 25 mA
Output coupling DC
Output impedance 0.1 ohms max
Output stability Any passive load
Coding Offset binary
Output voltage on power up and reset 0 V ± 10 mV
Accuracy
Table 7. Analog output accuracy specifications
Typical accuracy ±1 LSB
Absolute accuracy ±2 LSB
Accuracy Components
Gain error Trimmable by potentiometer to 0
Offset error Trimmable by potentiometer to 0
Integral linearity error ±0.5 LSB typ, ±1 LSB max
Differential linearity error ±0.5 LSB typ, ±1 LSB max
Total board error is a combination of gain, offset, differential linearity and integral linearity error. The
theoretical absolute accuracy of the board may be calculated by summing these component errors. Worst case
error is realized only in the unlikely event that each of the component errors is at their maximum level, and
causing error in the same direction.
Analog output drift
Table 8. Analog output drift specifications
Analog output full-scale gain drift ±0.22 LSB/°C max
Analog output zero drift ±0.22 LSB/°C max
Overall analog output drift ±0.44 LSB/°C max
Absolute error change per °C temperature change is a combination of the gain and offset drift of many
components. The theoretical worst case error of the board may be calculated by summing these component
errors. Worst case error is realized only in the unlikely event that each of the component errors is at their
maximum level, and causing error in the same direction.
4
Vista de pagina 4
1 2 3 4 5 6 7 8 9 10 11

Comentarios a estos manuales

Sin comentarios